(Sr.) FPGA Design Engineer at Zealogics.com

We are redirecting you to the source. If you are not redirected in 3 seconds, please click here.

(Sr.) FPGA Design Engineer at Zealogics.com. Location Information: Taiwan, Province of China. We are multinational team to collaborate with Fortune 500 client ! You will work with the team in US(Taiwan Working Hours & Reporting Manager can speak Mandarin) and allow to fully Work From Home. Requirements: • B.S. in Computer Science, Electrical Engineering or related field • 5+ years of experience in relevant field • Strong FPGA design and verification background • Must have good proficiency in VHDL (good to have some proficiency in Verilog) • Must have experience in Intel FPGA and corresponding tool chain • Nice to have experience in JESD204B • Nice to have knowledge of communication protocols (SPI, I2C, rs232) • Experience with test-driven design Core Responsibilities • Develop communication module • Develop data stream transmission through JESD204B • Develop test pattern for SW verification • Develop DWG function • Design, develop, and maintain digital logic verification testbenches • Create and review test plan documents • Contribute to requirements specifications • Participate in module- and system-level design reviews